The performance of broadband, Low-Noise, Low DC consumption cryogenic amplifiers was studied in detail with emphasis to minimize the power consumption and optimize the amplifier performance at cryogenic temperature. A general approach used in the modeling and amplifier design can help to minimize the power consumption and optimize the performance of the amplifier. A noise temperature below 6K and 25 dB gain was experimentally obtained in the frequency range 4-8 GHz with total power consumption of 4 mW with commercial GaAs transistor.
Introduction
In recent years the performance of microwave GaAs and InP transistors improved significantly and many successful designs with extremely good parameters have been reported [1] [2] [3] [4] [5] . This, together with the existence of simple and accurate models [6] [7] [8] [9] [10] [11] [12] [13] improved the quality of the microwave cryogenic amplifiers and excellent results were achieved in recent years. For many different applications, such as deep space ones a very low DC power dissipation is one of the most important requirements in the system.
Device modeling
InP devices are known for their very good noise parameters and low DC power consumption, but in recent years GaAs have improved their parameters and especially the metamorphic InAlAsGaAs on GaAs substrate improved very much [16] . DC and S-parameter of many GaAs and InP transistors were measured on wafer both at room temperature and cryogenic temperature. From these measurements we could extract the noise models [6] [7] [8] [9] [10] [11] [12] [13] [14] which were later used at cryogenic temperatures for the amplifier design. At low temperature the transconductance of both InP and GaAs transistors increase, Figs. 1, 2. Thus, very high transconductance can be obtained at low drain voltages and low dissipated power, Fig. 3 . As it can be seen in Fig. 3 , high transconductance can be reached with 2-3 mW dissipated DC power and drain voltages below Vds=0.8V. Transconductance gm, Cgs ,Cgd and Rds depend strongly on the bias and the conventional simplified equation for ft Eq. 1a will predict ft with significant error. We have found Eq.1b to be more accurate [15] :
where:
I ds = I pk (1 + tanh(Ψ))tanh(αV ds )(1 + λV ds ) As the drain voltages increase above Vds>0.5 V the total gate capacitance is nearly constant (Y11), Fig.  7 , Y12 (Cgd) does not change very much, Fig. 8 and the intrinsic ft follows the gm dependence and reach maximum at drain voltages approximately equal to the knee voltage at which drain voltage is just sufficient to saturate the carrier velocity. In order to simultaneously optimize the noise performance and to minimize the DC power consumption the noise models computed from the large signal model can be used-all of the parameters needed to calculate the noise parameters and the dissipated power are available from the transistor model [6] [7] [8] [9] [10] [11] [12] . 
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Vg=-04 Vg=-02 Vg=0 The noise temperature which can be obtained both at room and cryogenic temperature from the high quality low noise transistors is very low and is in the order of the accuracy of the conventional noise measurement system. Thus, in order to improve the accuracy of the noise measurements and validate the noise models both at room and cryogenic temperatures a special pre-matched circuit was designed. This pre-matched circuit includes the input matching network calculated from the extracted model, transistor bonded in the fixture and the necessary bias networks in order to stabilize the transistor at cryogenic Another issue is selecting the right device size so to obtain optimum input capacitance Cgs, high ft and low Rn and thus to make the matching networks rather simple in order to achieve broadband operation [12, 13] , because the noise performance depends linearly on ft(gm) and (Td and Tg)^0.5. These relations are general for all FETs. It is possible to operate the transistor at drain voltages as low as Vds= 0.5-0.7 V, minimizing the power consumption at which we still have rather high ft which is one of the key parameters influencing the minimum noise [6] . If this approach of combining the large signal with the noise model is followed, it is not necessary to make a special bias dependent noise models which is difficult and time consuming specially at cryogenic temperatures. In many circuit simulators the noise models are already associated with the large signal models and it is sufficient to calibrate the noise part of the model at several bias points.
Amplifier Design
The amplifier structure is shown in Fig. 11 . In order to improve the input match and stability, and to facilitate the noise matching, an inductive feedback was used -a large bonding inductance at the sources. The amplifier performance is shown in Fig. 12 . A gain of 24-25 dB and noise temperature 6-7 K was measured in the frequency range 4-8 GHz with total power dissipation of 4 mW with commercial transistors. Better results can be achieved using transistors with higher ft [16] . Vd=0.8V
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Conclusions
The performance of low noise transistors was studied at room and cryogenic temperatures with emphasis to minimize the power consumption and optimize the amplifier performance. Combining the Noise Models with the Large Signal Models can help to design low noise amplifiers with minimum power. A noise temperature below 6K and 25 dB gain (2stages) was experimentally obtained at ambient temperature T=18K in the frequency range 4-8 GHz with total DC power consumption of the amplifier Pdct=4 mW using GaAs transistor. This is close to the best-reported results with InP transistors. TL12  TL11   TL10  TL9   Q2  Q1  Rg2  Rd2  Rd1  TL5  TL4   C3  C2  C1   Cb4  Cb3  Cb2   Cb1  Rb4  Rb3  Rb2   Rb1   TL8  TL7  TL6  TL3  TL1 Frequency (GHz)
